Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Trap rich layer with through-silicon-vias in semiconductor devices

Trap rich layer with through-silicon-vias in semiconductor devices

US Patent 8481405 · Granted Jul 9, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Connection arrangements for integrated lateral diffusion field effect transistor2024
Method and apparatus for use in improving linearity of MOSFETs using an accumula2024
Method and apparatus improving gate oxide reliability by controlling accumulated2024
Series shunt biasing method to reduce parasitic loss in a radio frequency switch2023
Antenna aperture tuning2023
Antenna tuning and resonance adjustment system and method2022
Method and apparatus for use in improving linearity of MOSFETs using an accumula2022
Connection arrangements for integrated lateral diffusion field effect transistor2022
Method and apparatus improving gate oxide reliability by controlling accumulated2022
Method and apparatus for use in improving linearity of MOSFETS using an accumula2022
Method and apparatus improving gate oxide reliability by controlling accumulated2021
Antenna aperture tuning2020