Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Analyzing jitter in a clock timing signal

Analyzing jitter in a clock timing signal

US Patent 8473233 · Granted Jun 25, 2013

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for analyzing phase noise in a signal from an electronic de2023
Method and apparatus for analyzing phase noise in a signal from an electronic de2022
Method and apparatus for analyzing phase noise in a signal from an electronic de2020
Analysis of an analog property of a signal2015
Analyzing jitter with noise from the measurement environment2014
Circuit and method to speed up PLL lock-time and prohibit frequency runaway2008
Silicon germanium CMOS channel2005
Laser-breakable fuse link with alignment and break point promotion structures2004
Laser-breakable fuse link with alignment and break point promotion structures2003
Silicon germanium CMOS channel2003
System to improve ser immunity and punchthrough2002
Single channel four transistor SRAM2002