Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method to speed up PLL lock-time and prohibit frequency runaway

Circuit and method to speed up PLL lock-time and prohibit frequency runaway

US Patent 7388440 · Granted Jun 17, 2008

Estimated economic value: $22,087,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stove fuel adapter2024
Adaptive power-on-reset generator systems and methods for programmable logic dev2024
Method and apparatus for analyzing phase noise in a signal from an electronic de2023
Method and apparatus for analyzing phase noise in a signal from an electronic de2022
Input/output bus protection systems and methods for programmable logic devices2021
Method and apparatus for analyzing phase noise in a signal from an electronic de2020
Compensation scheme for MHL common mode clock swing2016
Analysis of an analog property of a signal2015
Analyzing jitter with noise from the measurement environment2014
Analyzing jitter in a clock timing signal2013
Transistor providing different threshold voltages and method of fabrication ther2010
Injection molding apparatus2010