Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming metal interconnect structures in ultra low-k dielectrics

Method of forming metal interconnect structures in ultra low-k dielectrics

US Patent 8466056 · Granted Jun 18, 2013

Estimated economic value: $7,677,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and structure for determining thermal cycle reliability2016
Method and structure for determining thermal cycle reliability2016
Method for prediction of premature dielectric breakdown in a semiconductor2011
Structure for modeling stress-induced degradation of conductive interconnects2010
Structure for modeling stress-induced degradation of conductive interconnects2010
Structure for modeling stress-induced degradation of conductive interconnects2010
Structure for monitoring stress-induced degradation of conductive interconnects2009
Structure for monitoring stress-induced degradation of conductive interconnects2009
Structure for monitoring stress-induced degradation of conductive interconnects2009
Dual damascene multi-level metallization2008
Dual damascene multi-level metallization2008
Structure and method for monitoring stress-induced degradation of conductive int2008