Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming features of integrated circuitry

Methods of forming features of integrated circuitry

US Patent 8455341 · Granted Jun 4, 2013

Estimated economic value: $5,787,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming conductive pipes between neighboring features, and integrated2025
Memory cell formation in three dimensional memory arrays using atomic layer depo2025
Memory array decoding and interconnects2025
Word line structures for three-dimensional memory arrays2025
Sparse piers for three-dimensional memory arrays2025
Dense piers for three-dimensional memory arrays2025
Techniques for forming self-aligned memory structures2025
Access line grain modulation in a memory device2024
Buried lines and related fabrication techniques2024
Cross-point memory array with access lines2024
Methods of forming conductive pipes between neighboring features, and integrated2024
Thin film transistors and related fabrication techniques2024