Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low temperature p+ silicon junction material for a non-volatile memory device

Low temperature p+ silicon junction material for a non-volatile memory device

US Patent 8450710 · Granted May 28, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device for a non-volatile (NV) resistive memory and array structur2019
Current selectors formed using single stack structures2017
Sub-oxide interface layer for two-terminal memory2017
Methods for fabricating resistive memory device switching material using ion imp2017
Low temperature deposition of low loss dielectric layers in superconducting circ2016
TiOx based selector element2016
Scalable RRAM device architecture for a non-volatile memory device and method2016
Diamond like carbon (DLC) as a thermal sink in a selector stack for non-volatile2016
Photo-induced MSM stack2016
SiC—Si3N4 nanolaminates as a semiconductor for MSM snapback selector devices2016
Device structure for a RRAM and method2016
Seed layer for a p+ silicon germanium material for a non-volatile memory device 2016