Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clustering and fanout optimizations of asynchronous circuits

Clustering and fanout optimizations of asynchronous circuits

US Patent 8448105 · Granted May 21, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Energy efficient memory array with optimized burst read and write data access2024
Trace-based neuromorphic architecture for advanced learning2021
Neuromorphic core and chip traffic control2020
Timing violation resilient asynchronous template2018
Timing violation resilient asynchronous template2017
Static timing analysis of template-based asynchronous circuits2015
Binary search pipeline2015
Multi-level domino, bundled data, and mixed templates2013
Multi-level domino, bundled data, and mixed templates2013
Multi-level domino, bundled data, and mixed templates2013
Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and2013
Power aware asynchronous circuits2011