{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Throttling computational units according to performance sensitivity", "item": "https://www.patentleaderboard.com/patent/8443209"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Throttling computational units according to performance sensitivity

Throttling computational units according to performance sensitivity

US Patent 8443209 · Granted May 14, 2013

Estimated economic value: $3,052,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Modifying system directory capacity based on power state transition2025
Method of task transition between heterogenous processors2025
Semiconductor device for performing data reduction for processing arrays2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Runtime flushing to persistency in heterogenous systems2025
Dynamically controlled cache rinsing2025
Implementing a micro-operation cache with compaction2025
Systems and methods for sharing memory across clusters of directly connected nod2025
Region pattern-matching hardware prefetcher2025
Managing a cache using per memory region reuse distance estimation2025