Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for optimizing interconnections of components in a multichip memory module

US Patent 8438329 · Granted May 7, 2013

Estimated economic value: $3,562,000

Assignee

Inventors

View full patent text on Google Patents →