Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for optimizing interconnections of components in a multichip memory module

System and method for optimizing interconnections of components in a multichip memory module

US Patent 7870329 · Granted Jan 11, 2011

Estimated economic value: $3,670,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for decoding commands based on command signals and operating s2018
Disabling electrical connections using pass-through 3D interconnects and associa2017
System and method for decoding commands based on command signals and operating s2016
Disabling electrical connections using pass-through 3D interconnects and associa2016
Disabling electrical connections using pass-through 3D interconnects and associa2014
System and method for optimizing interconnections of components in a multichip m2013
Disabling electrical connections using pass-through 3D interconnects and associa2013
Disabling electrical connections using pass-through 3D interconnects and associa2012
System and method for decoding commands based on command signals and operating s2012
Techniques for implementing accurate device parameters stored in a database2012
Configurable inputs and outputs for memory stacking system and method2012
Memory devices having programmable elements with accurate operating parameters s2011