Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock-reconvergence pessimism removal in hierarchical static timing analysis

Clock-reconvergence pessimism removal in hierarchical static timing analysis

US Patent 8434040 · Granted Apr 30, 2013

Estimated economic value: $5,095,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time-based power analysis2023
Collaborative peer review search system and method of use2022
Collaborative peer review system and method of use2021
Collaborative peer review system and method of use2018
Thermal analysis based circuit design2014
Clock-reconvergence pessimism removal in hierarchical static timing analysis2014
Clock-reconvergence pessimism removal in hierarchical static timing analysis2014
Clock-reconvergence pessimism removal in hierarchical static timing analysis2014
Reducing memory used to store totals in static timing analysis2014
Reducing memory used to store totals in static timing analysis2014
Reducing memory used to store totals in static timing analysis2014
Recursive hierarchical static timing analysis2014