Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error correction mechanisms for flash memories

Error correction mechanisms for flash memories

US Patent 8433985 · Granted Apr 30, 2013

Estimated economic value: $19,607,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Soft read for NVM that is subject to destructive reads2025
Background data refresh using soft reads2025
Variable node data management for integrity check in memory systems2025
Methods and systems for error-detecting during iterative decoding2025
Check node updates in bit flipping decoders2025
Systems and methods for operating low-density parity-check bit-flipping decoder2025
Methods and systems for error-detecting during iterative decoding2025
Check node data compression in memory systems2025
Check node data compression in memory systems2025
Cross-point memory read technique to mitigate drift errors2025
Data structure reconfiguration for low density parity checks (LDPCs) in memory s2025
Dynamic self-correction of message reliability in LDPC codes2024