Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits with edge-adjacent devices having reactance values

Integrated circuits with edge-adjacent devices having reactance values

US Patent 8431970 · Granted Apr 30, 2013

Estimated economic value: $2,660,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-port memory cell and array for in-memory computing2021
Method for verifying design rule checks2018
Integrated circuit design using pre-marked circuit element object library2017
Techniques for electromigration stress mitigation in interconnects of an integra2016
Inductive element with interrupter region and method for forming2015
Prioritized design for manufacturing virtualization with design rule checking fi2015
Techniques for electromigration stress determination in interconnects of an inte2014
Inductive element with interrupter region2014
Method and system for physical verification using network segment current2014
Dual port static random access memory cell2014
Techniques for electromigration stress determination in interconnects of an inte2013
Integrated circuit memory having assisted access and method therefor2012