{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Template-based vertical microcode instruction trace generation", "item": "https://www.patentleaderboard.com/patent/8423968"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Template-based vertical microcode instruction trace generation

Template-based vertical microcode instruction trace generation

US Patent 8423968 · Granted Apr 16, 2013

Estimated economic value: $3,567,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining logical address of an oldest memory access request2021
Infinite processor thread balancing2021
Generating and verifying hardware instruction traces including memory data conte2020
Concurrent modification of shared cache line by multiple processors2020
Memory state indicator2020
Memory state indicator2020
Managing a collection of data2020
Managing backend resources via frontend steering or stalls2020
Non-coherent read in a strongly consistent cache system for frequently read but 2020
Infinite processor thread balancing2020
Accelerated execution of execute instruction target2020
Servicing multiple counters based on a single access check2020