Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and methodology for testing stacked die

Apparatus and methodology for testing stacked die

US Patent 8415783 · Granted Apr 9, 2013

Estimated economic value: $2,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit device with embedded programmable logic2024
Scalable 2.5D interface circuitry2023
Circuitry with adaptive memory assistance capabilities2022
Programmable integrated circuit with stacked memory die for storing configuratio2022
Techniques for accelerating memory access operations2022
Integrated circuit device with embedded programmable logic2022
Scalable 2.5D interface circuitry2022
Scalable 2.5D interface circuitry2021
Scalable 2.5D interface circuitry2021
Die singulation and stacked device structures2021
Stacked silicon package assembly having enhanced stiffener2020
Integrated circuit device with embedded programmable logic2020