Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › All digital serial link receiver with low jitter clock regeneration and method thereof

All digital serial link receiver with low jitter clock regeneration and method thereof

US Patent 8410834 · Granted Apr 2, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physical layer circuit, write leveling training circuit and method for calibrati2025
Low noise crystal oscillator2025
Power efficient complementary amplifier and method thereof2025
Phase lock loop having low clock jitters2025
Envelope detector and method thereof2025
Configurable radio transceiver and method thereof2025
Apparatus and method of power efficient high-speed clock transmission2025
Low-noise speedy duty cycle detector and method thereof2025
Charge pump for fractional-n frequency synthesizer2025
Self-loopback radio transmitter2025
Integrated LC oscillator of compact layout and low phase noise and method thereo2025
Four-phase clock buffer of twenty-five percent duty cycle2025