Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Versatile method and tool for simulation of aged transistors

Versatile method and tool for simulation of aged transistors

US Patent 8397199 · Granted Mar 12, 2013

Estimated economic value: $106,410,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside contacts for signal routing2025
Scan chain analysis using predefined capture signature2025
Area-aware test pattern coverage optimization2022
Methods and systems for switchable logic to recover integrated circuits with sho2021
Critical path aware voltage drop analysis of an integrated circuit2020
Controlling electrical device based on temperature and voltage2018
Power saving with dual-rail supply voltage scheme2018
Reliability guardband compensation2017
Context-aware reliability checks2017
Lockup latch for subthreshold operation2016
Selectable phase or cycle jitter detector2016
Register file write ring oscillator2016