Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing for multiplexer logic associated with a multiplexed input/output pin

Testing for multiplexer logic associated with a multiplexed input/output pin

US Patent 8395409 · Granted Mar 12, 2013

Estimated economic value: $14,420,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing parity and ECC logic using MBIST2025
Explicit lockstep for functional safety2025
Devices, systems, and methods for out-of-band delivery of error reports2025
State suspension for optimizing start-up processes of autonomous vehicles2024
Switching processor clock signals upon fault detection2024
Systems and methods for safe and reliable autonomous vehicles2023
State suspension for optimizing start-up processes of autonomous vehicles2022
Diagnostic testing of FPGAs for safety critical systems2020
System and method for per-task memory protection for a non-programmable bus mast2019
System and method for per-task memory protection for a non-programmable bus mast2019
Controlling clock measurement with transistors, capacitor, OPAMP, ADC, external 2018
Endian configuration memory and ECC protecting processor endianess mode circuit2017