Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for per-task memory protection for a non-programmable bus master

System and method for per-task memory protection for a non-programmable bus master

US Patent 10489332 · Granted Nov 26, 2019

Estimated economic value: $23,578,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing parity and ECC logic using MBIST2025
Devices, systems, and methods for out-of-band delivery of error reports2025
Method and apparatus for early detection of signal excursion out of frequency ra2024
Interrupt handling method and apparatus for slow peripherals2024
State suspension for optimizing start-up processes of autonomous vehicles2024
Lockstep comparators and related methods2024
Systems and methods for safe and reliable autonomous vehicles2023
State suspension for optimizing start-up processes of autonomous vehicles2022
Lockstep comparators and related methods2022
Interrupt handling method and apparatus for slow peripherals2020
Diagnostic testing of FPGAs for safety critical systems2020
Filler bank control circuit for synchronous FIFO queues and other memory devices2018