Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for barrier reduction in parallel processing systems

Methods and systems for barrier reduction in parallel processing systems

US Patent 8392900 · Granted Mar 5, 2013

Estimated economic value: $3,690,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graph update flush to a shared memory2020
Memory controllers to form symbols based on bursts2020
Data update of shared fabric memory in a high performance computing system2020
Memory device write based on mapping2019
Local checkpointing using a multi-level cell2018
Invoking an error handler to handle an uncorrectable error2018
Performing write operations on main memory2017
Checkpoint generation2017
Versioned memory Implementation2017
Identifying network communication patterns2017
Representing data using a group of multilevel memory cells2017
Computer power management2017