Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for compensating for process, voltage, and temperature variation of the time delay of a digital delay line

Apparatus and method for compensating for process, voltage, and temperature variation of the time delay of a digital delay line

US Patent 8390352 · Granted Mar 5, 2013

Estimated economic value: $14,469,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simple CMOS threshold voltage extraction circuit2018
Simple CMOS threshold voltage extraction circuit2018
CMOS logic circuit using passive internal body tie bias2015
CMOS logic circuit using passive internal body tie bias2015
Radiation hardened differential amplifier2013
Circuit for aligning clock to parallel data2013
Circuit for aligning clock to parallel data2013
Radiation-hardened charge pump topology2012
Radiation hardened differential output buffer2012
Circuit for adjusting the temperature coefficient of a resistor2012
Techniques to reduce substrate cross talk on mixed signal and RF circuit design2011
Method and apparatus for achieving 50% duty cycle on the output VCO of a phased 2011