Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS logic circuit using passive internal body tie bias

CMOS logic circuit using passive internal body tie bias

US Patent 8975952 · Granted Mar 10, 2015

Estimated economic value: $12,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simple CMOS threshold voltage extraction circuit2018
Stabilization gas environments in a proton-exchanged lithium niobate optical chi2017
Compact self-aligned implantation transistor edge resistor for SRAM SEU mitigati2017
ph sensor with bonding agent disposed in a pattern2017
pH sensor with substrate or bonding layer configured to maintain piezoresistance2017
Integrated radiation sensitive circuit2017
Converter for analog inputs2016
Integrated comparative radiation sensitive circuit2015
Programmable electrical fuse with temperature gradient between anode and cathode2014
Method for digital programmable optimization of mixed-signal circuits2014
Integrated circuit cumulative dose radiation sensor2013
Radiation hardened differential amplifier2013