Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a memory device having a memory array including a plurality of memory cell transistors arranged in rows and columns

Method of fabricating a memory device having a memory array including a plurality of memory cell transistors arranged in rows and columns

US Patent 8389357 · Granted Mar 5, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor device, memory arrays, and methods of forming the same2021
Neuromorphic memories with split gate flash multi-level cell and method of makin2021
Methods of forming a thyristor-based random access memory using fin structures a2021
Magnetic shielding of STT-MRAM in multichip packaging and method of manufacturin2021
Memory device with density-controllable dummy fill strategy for near-MRAM perip2021
Method and device for embedding flash memory and logic integration in FinFET tec2020
MTJ bottom metal via in a memory cell and method for producing the same2020
Low cost multiple-time programmable cell on silicon on insulator technology and 2020
Metal-insulator-poly capacitor in a high-K metal gate process and method of manu2020
Integrated two-terminal device with logic device for embedded application2020
Magneto-resistive memory structures with improved sensing, and associated sensin2019
Integrated circuits having memory cells with shared bit lines and shared source 2019