Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a floating gate non-volatile MOS semiconductor memory device with improved capacitive coupling

Method of making a floating gate non-volatile MOS semiconductor memory device with improved capacitive coupling

US Patent 8384148 · Granted Feb 26, 2013

Estimated economic value: $3,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formation for memory cells2025
Integrated assemblies and methods of forming integrated assemblies2025
Memory devices and methods of forming memory devices2025
Integrated structures, capacitors and methods of forming capacitors2025
Memory circuitry comprising strings of memory cells and method used in forming a2025
Capacitors having vertical contacts extending through conductive tiers2025
Integrated assemblies and methods of forming integrated assemblies2025
Microelectronic devices including staircase structures, and related memory devic2025
Integrated assemblies having shield lines between neighboring transistor active 2025
Microelectronic devices with different staircased stadiums having consistent mul2025
Integrated assemblies and methods of forming integrated assemblies2025
Differential storage in memory arrays2025