Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device comprising metallization layers of reduced interlayer capacitance by reducing the amount of etch stop materials

Semiconductor device comprising metallization layers of reduced interlayer capacitance by reducing the amount of etch stop materials

US Patent 8383510 · Granted Feb 26, 2013

Estimated economic value: $1,610,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for colouring a thermoplastic polymer2025
Multi-layer integrated circuit routing tool2025
Control device for a motor vehicle2025
Polyether block amide-poly(meth)acrylate foams2024
Control unit for a motor vehicle and method for producing and measuring the tigh2024
Ferroelectric nonvolatile memory device and integration schemes2023
Non-volatile memory structure using semiconductor layer as floating gate and bul2023
Semiconductor circuit design and unit pin placement2022
Light scattering polymeric composition with improved scattering efficiency and i2022
Method for magnetising at least two magnets having different magnetic coercivity2021
Semiconductor circuit design and unit pin placement2021
Method and apparatus for wiring multiple technology evaluation circuits2021