Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Detection of single bit upset at dynamic logic due to soft error in real time

Detection of single bit upset at dynamic logic due to soft error in real time

US Patent 8378711 · Granted Feb 19, 2013

Estimated economic value: $4,021,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for recycling energy of static random-access memory (SRAM) wri2023
Dummy bitline circuitry2022
Write assist circuitry2021
Integrated circuit using discharging circuitries for bit lines2020
Fault detection circuitry2020
Routing structures for memory applications2020
Dummy bitline circuitry2020
Providing a discharge boundary using bitline discharge control circuitry for an 2020
Electronic converter and method of operating an electronic converter2020
Electronic converter and method of operating an electronic converter2020
Transition coupling circuitry for memory applications2020
High-speed memory architecture2020