Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating an embedded polysilicon resistor and an embedded eFuse isolated from a substrate

Method of fabricating an embedded polysilicon resistor and an embedded eFuse isolated from a substrate

US Patent 8377790 · Granted Feb 19, 2013

Estimated economic value: $3,959,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC with 3D metal-insulator-metal capacitor2023
Trimmable silicon-based thermistor with reduced stress dependence2021
Acrylic adhesive and protective film including the same2021
Buried oxide transcap devices2020
Variable capacitor flat-band voltage engineering2020
Back silicided variable capacitor devices2020
Lateral devices in silicon-on-insulator (SOI) technology2019
Non-volatile memory structure in silicon-on-insulator (SOI) technology2019
Metal-oxide semiconductor (MOS) device with thick oxide2019
Layout techniques for transcap area optimization2019
Dummy contacts to mitigate plasma charging damage to gate dielectrics2019
Transcap device architecture with reduced control voltage and improved quality f2019