Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level semiconductor device packages with three-dimensional fan-out and manufacturing methods thereof

Wafer-level semiconductor device packages with three-dimensional fan-out and manufacturing methods thereof

US Patent 8372689 · Granted Feb 12, 2013

Estimated economic value: $1,314,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded component package structure and manufacturing method thereof2025
Semiconductor device package2025
Semiconductor die with stepped side surface2024
Embedded component package structure and manufacturing method thereof2024
Embedded component package structure and manufacturing method thereof2023
Single wavelength reflection for leadframe brightness measurement2022
Semiconductor substrate and method for manufacturing the same2022
Embedded component package structure and manufacturing method thereof2022
Embedded component package structure, embedded type panel substrate and manufact2022
Embedded component package structure and manufacturing method thereof2021
Embedded component package structure and manufacturing method thereof2021
Semiconductor device package and method of manufacturing the same2020