Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistors with immersed contacts

Transistors with immersed contacts

US Patent 8314448 · Granted Nov 20, 2012

Estimated economic value: $3,458,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resistive volatile/non-volatile floating electrode logic/memory cell2017
Methods and structures for multiport memory devices2016
Semiconductor device with single-event latch-up prevention circuitry2015
Multiple exposure with image reversal in a single photoresist layer2015
Methods and structures for multiport memory devices2015
SRAM bit cell with reduced bit line pre-charge voltage2015
Word line driver circuits and methods for SRAM bit cell with reduced bit line pr2015
Systems and methods for reduced coupling between digital signal lines2014
Method and apparatus for sensing on-chip characteristics2014
Single event latch-up prevention techniques for a semiconductor device2014
Memory having a latching sense amplifier resistant to negative bias temperature 2014
Multiple device types including an inverted-T channel transistor and method ther2014