Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read conditions for a non-volatile memory (NVM)

Read conditions for a non-volatile memory (NVM)

US Patent 8310877 · Granted Nov 13, 2012

Estimated economic value: $1,451,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tamper protection of memory devices on an integrated circuit2021
Memory reads of weight values2020
Fast write mechanism for emulated electrically erasable (EEE) system2019
High voltage failure recovery for emulated electrically erasable (EEE) memory sy2019
Data integrity check within a data processing system2018
Split-gate memory having sector retirement with reduced current and method there2017
Fast write mechanism for emulated electrically erasable (EEE) system2017
System and method for low cost patching of high voltage operation memory space2017
Scalable split gate memory cell array2017
High voltage failure recovery for emulated electrically erasable (EEE) memory sy2017
Common source architecture for split gate memory2017
Robust sector ID scheme for tracking dead sectors to automate search and copydow2016