{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Low clamp voltage ESD method", "item": "https://www.patentleaderboard.com/patent/8309422"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low clamp voltage ESD method

Low clamp voltage ESD method

US Patent 8309422 · Granted Nov 13, 2012

Estimated economic value: $6,497,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of preparing programmable diode, programmable diode and ferroelectric mem2025
Memristor, method of calculating hamming distance, and in-memory computing integ2025
Pressure sensor based on zinc oxide nanowires and method of manufacturing pressu2025
All-electrically-controlled spintronic neuron device, neuron circuit and neural 2025
Memory cell structure, memory array structure, and voltage biasing method2025
Defect reduction of semiconductor layers and semiconductor devices by anneal and2025
Methods of manufacture for trench-gate insulated-gate bipolar transistors (IGBTs2023
High-electron-mobility transistor (HEMT) semiconductor devices with reduced dyna2022
Remote contacts for a trench semiconductor device and methods of manufacturing s2022
Semiconductor power device and method for manufacture2022
Trench-gate insulated-gate bipolar transistors2021
Defect reduction of semiconductor layers and semiconductor devices by anneal and2021