Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing simultaneous switching noise in an integrated circuit design during placement

Reducing simultaneous switching noise in an integrated circuit design during placement

US Patent 8302058 · Granted Oct 30, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Floating-point decomposition circuitry with dynamic precision2025
Securely exposing an accelerator to privileged system components2025
Floating-point decomposition circuitry with dynamic precision2025
Modular accelerator function unit (AFU) design, discovery, and reuse2024
Computational memory for sorting multiple data streams in parallel2024
Modular accelerator function unit (AFU) design, discovery, and reuse2022
Method and apparatus for host adaptation to a change of persona of a configurabl2022
Securely exposing an accelerator to privileged system components2020
Validating an image for a reconfigurable device2020
Dynamic multicycles for core-periphery timing closure2019
Low frequency variation calibration circuitry2019
Low frequency variation calibration circuitry2019