Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate drive circuit having at least three clock signals and having forward and reverse driving modes and driving method thereof

Gate drive circuit having at least three clock signals and having forward and reverse driving modes and driving method thereof

US Patent 8300002 · Granted Oct 30, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Magnetic memory device having shared source line and bit line2024
Mercury cadmium telluride-black phosphorous van der waals heterojunction infrare2023
Semiconductor device2023
Semiconductor device2023
Magnetic memory device having shared source line and bit line2022
Method for manufacturing a display substrate comprising forming a planarization 2022
Method of making FinFET CMOS device including single diffusion break in each of 2021
Method for manufacturing display substrate2021
Light shielding structure and laser device2020
FinFET CMOS device including single diffusion break in each of NMOS and PMOS reg2019
Optical device and excimer laser annealing equipment2018
Driving unit and gate driver circuit2015