Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for adjusting the performance of a synchronous memory system

Method and apparatus for adjusting the performance of a synchronous memory system

US Patent 8296540 · Granted Oct 23, 2012

Estimated economic value: $2,675,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random access memory (DRAM) component for high-performance, high-capacit2025
Memory system topologies including a memory die stack2025
Drift detection in timing signal forwarded from memory controller to memory devi2025
High-performance, high-capacity memory systems and modules2025
Integration of analog circuits inside digital blocks2025
Interface conversion circuitry for universal chiplet interconnect express (UCIe)2025
Memory chiplet with efficient mapping of memory-centric interface to die-to-die 2025
Memory system with threaded transaction support2025
DRAM retention test method for dynamic error correction2025
Multi-chip module (MCM) with scalable high bandwidth memory2024
Memory repair method and apparatus based on error code tracking2024
Memory component with adjustable core-to-interface data rate ratio2024