Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheduling optimization of aliased pointers for implementation on programmable chips

Scheduling optimization of aliased pointers for implementation on programmable chips

US Patent 8291396 · Granted Oct 16, 2012

Estimated economic value: $9,103,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for performing design for debug via protocol interface2020
Object detection and analysis via unmanned aerial vehicle2018
Auxiliary power unit assembly and method of use2017
Apparatus and methods for multiple-channel direct memory access2017
Apparatus and method for controlling a locomotive consist2017
High-speed peripheral component interconnect (PCIe) input-output devices with re2017
Apparatus and method for controlling a locomotive consist2016
High-level language code sequence optimization for implementing programmable chi2016
High-level language code sequence optimization for implementing programmable chi2016
High-level language code sequence optimization for implementing programmable chi2016
Fuel tank assembly and method of use2016
Partial reconfiguration using configuration transaction layer packets2016