Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigation of flash memory latency and bandwidth limitations via a write activity log and buffer

Mitigation of flash memory latency and bandwidth limitations via a write activity log and buffer

US Patent 8275945 · Granted Sep 25, 2012

Estimated economic value: $1,275,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Partial allocate paging mechanism using a controller and a buffer2015
Mitigate flash write latency and bandwidth limitation by preferentially storing 2015
Mitigate flash write latency and bandwidth limitation with a sector-based write 2014
Flash memory usability enhancements in main memory application2014
Operating system based DRAM/FLASH management scheme2014
Hardware based wear leveling mechanism for flash memory using a free list2014
Memory resource management for a flash aware kernel2013
Flash memory and operating system kernel2013
Partial allocate paging mechanism using a controller and a buffer2013
Wear leveling mechanism using a DRAM buffer2012
Expansion slots for flash memory based random access memory subsystem2012
Skew tolerant communication between ratioed synchronous clocks2010