Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for optimized error correction in flash memory arrays

System and method for optimized error correction in flash memory arrays

US Patent 8261124 · Granted Sep 4, 2012

Estimated economic value: $2,688,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock encoded pre-fetch to access memory data in clustering network environment2010
Mechanism for error handling of corrupted repeating primitives during frame rece2009
Race condition prevention2008
Method and apparatus for controlling I/O channels responsive to an availability 1999
Method and apparatus for controlling (N+I) I/O channels with (N) data managers i1999
Flexible parity generation circuit1998
Flexible parity generation circuit1997
Flexible parity generation circuit for intermittently generating a parity for a 1995