Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatuses for improving reduced power operations in embedded memory arrays

Methods and apparatuses for improving reduced power operations in embedded memory arrays

US Patent 8243541 · Granted Aug 14, 2012

Estimated economic value: $37,880,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Air purifier and method for controlling same2025
Wafer level chip scale package of power semiconductor and manufacturing method t2025
Detection of multiple accesses to a row address of a dynamic memory within a ref2018
Memory bitcell with column select2018
Memory bitcell with column select2018
Memory power selection using local voltage regulators2017
Power saving for reverse directory2017
Variable pulse widths for word line activation using power state information2017
Centralized memory repair block2016
Wordline under-driving using a virtual power network2016
Detection of multiple accesses to a row address of a dynamic memory within a ref2016
Sense amp activation according to word line common point2016