Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Internally derived address generation system and method for burst loading of a synchronous memory

Internally derived address generation system and method for burst loading of a synchronous memory

US Patent 8239658 · Granted Aug 7, 2012

Estimated economic value: $5,227,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dali line-failure-based driver dimming mode detection via load power measurement2022
Isolation of digital signals in a lighting control transceiver2020
Emergency lighting system and method for automatic heating power equalization2019
Emergency lighting driver with programmable output power2018
Digital communication interface circuit for line-pair with duty cycle imbalance 2018
Digital communication interface circuit for line-pair with duty cycle imbalance 2016
Digital communication receiver interface circuit for line-pair with duty cycle i2016
Digital communication interface circuit for line-pair with individually adjustab2015
Multi-port arbitration system and method2013
Pulsed arbitration system2010
Synchronous memory with a shadow-cycle counter2010
Pulsed arbitration system and method2009