Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor with dual-level address translation

Microprocessor with dual-level address translation

US Patent 8239620 · Granted Aug 7, 2012

Estimated economic value: $4,401,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Predicting three-dimensional features for autonomous driving2024
Predicting three-dimensional features for autonomous driving2021
Scan-on-fill next fetch target prediction2020
Callgraph signature prefetch2020
Sequential prefetch boost2019
Managing the configuration and functionality of a semiconductor design2015
Microprocessor architecture having extendible logic2015
Microprocessor system for virtual machine execution2014
Microprocessor architecture having extendible logic2014
Method and apparatus for managing the configuration and functionality of a semic2013
Method and apparatus for jump control in a pipelined processor2007
Method and apparatus for managing the configuration and functionality of a semic2005