Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Constraint programming based method for bus-aware macro-block pin placement in a hierarchical integrated circuit layout

Constraint programming based method for bus-aware macro-block pin placement in a hierarchical integrated circuit layout

US Patent 8234615 · Granted Jul 31, 2012

Estimated economic value: $5,473,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rule check heatmap prediction2025
Devices, methods, and systems for disaggregated memory resources in a computing 2024
Dual software interfaces for multiplane devices to separate network management a2024
Hierarchical large block synthesis (HLBS) filling2023
Zero-copy processing2023
Cross bus memory mapping2023
Streamlining data processing optimizations for machine learning workloads2023
Computational accelerator for packet payload operations2022
Item type discovery and classification using machine learning2022
Deep trench capacitor distribution2022
Communication with accelerator via RDMA-based network adapter2021
Flexible constraint-based logic cell placement2021