Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for implementing top down design and verification of an electronic design

Method and system for implementing top down design and verification of an electronic design

US Patent 8234609 · Granted Jul 31, 2012

Estimated economic value: $8,930,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for performing verification of an electronic design2015
General numeric backtracking algorithm for solving satifiability problems to ver2014
Apparatus with general numeric backtracking algorithm for solving satisfiability2014
Method and system for implementing top down design and verification of an electr2013
Method and system for implementing top down design and verification of an electr2013
Method and system for verifying electronic designs having software components2012
Method and system for implementing top down design and verification of an electr2011
Method and system for implementing top down design and verification of an electr2011
Coverage metric and coverage computation for verification based on design partit2010
System and method for abstraction refinement verification2010
Method and system for verifying circuit designs through propagation of assertion2008
Method and system for design verification using proof-based abstraction2008