Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for verifying circuit designs through propagation of assertions

US Patent 7444274 · Granted Oct 28, 2008

Estimated economic value: $13,703,000

Assignee

Inventors

View full patent text on Google Patents →