Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits

Nonvolatile memory and method with reduced program verify by ignoring fastest and/or slowest programming bits

US Patent 8228741 · Granted Jul 24, 2012

Estimated economic value: $14,061,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Anomaly detection during cloud application installation2025
Viscoelastic hydrogel regulation of organoid patterning and vascularization2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Memory die with on-chip binary vector database search2025
Compute in memory three-dimensional non-volatile nor memory for neural networks2025
Configurable capacitors with 3D non-volatile array2025
Fast search for leaky word line2024
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2024
Memory device including modular memory units and modular circuit units for concu2024
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2023
Reverse memory cell2021
Sensing multiple reference levels in non-volatile storage elements2017