Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a MOS transistor having a gate insulation layer with a lateral portion and a vertical portion

Method of fabricating a MOS transistor having a gate insulation layer with a lateral portion and a vertical portion

US Patent 8222101 · Granted Jul 17, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for implanting ions in semiconductor device2015
MOS transistor suppressing short channel effect and method of fabricating the sa2014
Method for manufacturing a transistor for preventing or reducing short channel e2014
Non-uniform ion implantation apparatus and method thereof2013
Method of fabricating a landing plug in a semiconductor device2012
Method of fabricating landing plug with varied doping concentration in semicondu2012
Method of doping P-type impurity ions in dual poly gate and method of forming du2011
Apparatus and method for partial ion implantation using atom vibration2011
Apparatus and method for thermally treating semiconductor device capable of prev2011
Method of fabricating semiconductor device2011
Partial implantation method for semiconductor manufacturing2011
Method for fabricating PMOS transistor and method for forming dual gate using th2011