Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating PMOS transistor and method for forming dual gate using the same

Method for fabricating PMOS transistor and method for forming dual gate using the same

US Patent 7935591 · Granted May 3, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with self-aligned air gap and method for fabricating the sa2017
Interconnection structures in a semiconductor device and methods of manufacturin2016
Semiconductor device with self-aligned air gap and method for fabricating the sa2015
Method for implanting ions in semiconductor device2015
MOS transistor suppressing short channel effect and method of fabricating the sa2014
Method for manufacturing a transistor for preventing or reducing short channel e2014
Non-uniform ion implantation apparatus and method thereof2013
Method of fabricating a landing plug in a semiconductor device2012
Method of fabricating a MOS transistor having a gate insulation layer with a lat2012
Method for fabricating dual poly gate in semiconductor device2012
Method of fabricating landing plug with varied doping concentration in semicondu2012
Method of doping P-type impurity ions in dual poly gate and method of forming du2011