Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variation tolerant network on chip (NoC) with self-calibrating links

Variation tolerant network on chip (NoC) with self-calibrating links

US Patent 8219342 · Granted Jul 10, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatically boosting the software content of system LSI designs2010
Systems and methods for performing software performance estimations2010
Flexible wrapper architecture for tiled networks on a chip2009
Method and apparatus for online detection and correction of faults affecting sys2005