Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of verification of chip design

Optimization of verification of chip design

US Patent 8214780 · Granted Jul 3, 2012

Estimated economic value: $15,024,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for formal verification of a circuit model using binary decisi2003