Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing clock signal power consumption within an integrated circuit

Method and apparatus for reducing clock signal power consumption within an integrated circuit

US Patent 8201127 · Granted Jun 12, 2012

Estimated economic value: $6,327,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Refrigerant cooled electric motor2025
Method and apparatus with object tracking2025
Automatic swimming pool cleaner2025
Method and apparatus with target tracking2025
Electroluminescent materials and devices2025
Display apparatus and method for sound processing2025
Device switching method for display apparatus and display apparatus2025
Propeller for ships2025
Swimming pool cleaning robot2025
Test method for toxicity of raw dinotefuran drug on early life stage of fish2025
Provisioning a security component from a cloud host to a guest virtual resource 2025
Display panels and display apparatus2025