Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single level of metal test structure for differential timing and variability measurements of integrated circuits

Single level of metal test structure for differential timing and variability measurements of integrated circuits

US Patent 8179120 · Granted May 15, 2012

Estimated economic value: $8,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Maintaining processing core affinity for fragmented packets in network devices2025
Maintaining processing core affinity for fragmented packets in network devices2024
Circuits for converting SFQ-based RZ and NRZ signaling to bilevel voltage NRZ si2023
Maintaining processing core affinity for fragmented packets in network devices2023
Trilayer Josephson junction structure with small air bridge and no interlevel di2021
Trilayer Josephson junction structure with small air bridge and no interlevel di2019
Trilayer Josephson junction structure with small air bridge and no interlevel di2019
Single-flux-quantum probabilistic digitizer2017
Single-flux-quantum probabilistic digitizer2017
Test system that performs simultaneous tests of multiple test units2017
Trilayer josephson junction structure with small air bridge and no interlevel di2017
Modular array of fixed-coupling quantum systems for quantum information processi2016